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SUMMARY 
The design, implementation, and verification of the flight control soft- 
ware used in the F-S DFBW program are discussed. Since the DFBW utilizes an 
Apollo computer and hardware, the procedures, controls, and basic management 
techniques employed are based on those developed for the Apollo software sys- 
tem. Program Assembly Control, simulator configuration control, erasable- 
memory load generation, change procedures and anomaly reporting are discussed. 
The primary verification tools-the all-digital simulator, the hybrid simula- 
tor, and the Iron Bird simulator-are described, as well as the program test 
plans and their implementation on the various simulators. Failure-effects 
analysis and the creation of special failure-generating software for testing 
purposes are described. The quality of the end product is evidenced by the F-8 
DFBW flight test program in which 42 flights, totaling 58'hours of flight time, 
were successfully made without any DFCS inf light software, or hardware, fail- 
ures or surprises. 
INTRODUCTION 
From early 1971, CSDL participated in Phase 1 of the Digital Fly-by-Wire 
program being administered by NASA Flight Research Center (NASA/FRC). Overall 
program effort was directed toward a series of demonstration Fly-by-Wire (FBW) 
aircraft flights. A triply redundant Analog Fly-by-Wire (AFBW) Backup Control 
System (BCS), employing a simple open-loop control algorithm, is coupled with 
the primary flight control system to provide the two-fail-operate/fail-safe 
reliability necessary for severing mechanical linkages. The simplex Digital 
Fly-by-Wire (DFBW) Primary Control System (PCS) has both software and hardware 
failure-detection capability in the digital computer. There are also indepen- 
dent monitoring and failure-detection modules operating on PCS control com- 
mands, power supplies, pilot input devices, and other critical areas. Finally, 
there is the capability for pilot-initiated downmoding to BCS via several inde- 
pendent paths. 
Three Direct (DIR) modes consist of pilot stick/pedal plus trim applied directly 
to the control surfaces. 
porate body-axis angular rates (and lateral acceleration) as feedback variables. 
The Command Augmented System (CAS) mode is basically pitch SAS with normal 
acceleration feedback and forward-loop integral bypass. The only BCS mode, 
Direct, is also selectable by axis. 
There are seven selectable PCS flight control modes available. 
Three Stability Augmented System (SAS) modes incor- 
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The first Fly-by-Wire flight was made on 25 May 1972, in the high per- 
Basic performance and handling qualities were demonstrated 
formance F-8C fighter assigned to the DFBW program. 
made in PCS/DIR. 
at several flight conditions, both in BCS and PCS/DIR. Closed-loop PCS/SAS was 
first flown on 18 August 1972 with subsequent flights building toward full sys- 
tem capability. The demonstration flight test program continued through late 
1973. 
Takeoff and landing were 
The CSDL role in theF-8DFBW program has been directed at the PCS soft- 
ware, hardware, and peripherals. Specific tasks have been: the hardware de- 
sign, development, and testing of the uplink and downlink converters, the PIPA 
Simulator, and the Gimbal Angle Simulator; and software design, implementation, 
and verification of the NASA/FRC three-axis Primary Control System algorithms; 
the functional design, software design, production, and verification of the 
mode and gain change routines, miscellaneous ground test programs, and open- 
loop inflight earth-rate torquing routine; the interface design including 
failure analysis; simulation support; the review and verificetion of preflight 
erasable loads. 
The F-8 DFBW System 
Aircraft-The F-8C Crusader, a carrier-based U,S.Navy fighter of mid-50's 
vintage, is a high-performance single-seat aircraft capable of Mach 1.8 flight 
at altitudes of 60,000 feet. NASA/FRC obtained several surplus aircraft of the 
F-8 series. Two of them are involved in the F-8 DFBW program, one as the flight 
article and one as the Iron Bird Simulator test article. Figure 1 depicts the 
F-8C aircraft, showing the physical distribution of key F-8 DFBW hardware. De- 
scriptions of the hardware are given in Table l and Table 2. 
Digital System-The digital computer used by the PCS is the general pur- 
pose Apollo/LM Guidance Computer (LGC). An Apollo Inertial Measurement Unit 
(IMU) provides attitude angles, angular rates, and linear accelerations for 
feedback control. 
it possessed a demonstrated reliability and flexibility. Moreover, surplus LM 
hardware was available from cancelled Apollo missions. 
software and hardware specialists were also available, for software and systems 
integration tasks, at CSDL and Delco Electronics. A functioning Operating Sys- 
tem software existed for the LGC, in addition to the supporting facilities of 
the powerful Assembler software, the All-Digital Simulator, and two hardware- 
integrated simulators at CSDL. Starting with this framework meant that a signi- 
ficant portion of the development task was already completed. There were some 
disadvantages, the most significant being the July 1972 scheduled shutdown of 
the core-rope manufacturing facilities for the LGC fixed memory. Another dis- 
advantage, although not recognized immediately, was that the F-8C performance 
envelope exceeded the design capabilities of some Apollo hardware items. This 
influenced the digital flight control system (DFCS) performance, and required 
a reduced performance envelope, which, while less than F-8C capabilities, was 
nevertheless acceptable for an experimental digital fly-by-wire testbed. 
Major considerations for using the Apollo hardware were that 
Experienced teams of 
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Computer--The LGC contains two distinct memories, fixed and erasable, as 
well as hardware logic circuits. The fixed memory is stored in a wire braid 
which is manufactured and installed in the computer. This memory cannot be 
changed after manufacture and it can only be read by the computer. 
contains 36,864 words of memory grouped into 36 banks. Each word contains 15 
bits of information, plus a parity bit. 
rite cores which can be both read and changed. 
divided into 8 banks. 
up to or during a mission, and is also used for temporary storage by the pro- 
grams operating in the computer. The memory cycle time (MCT) in the LGC is 
11.7 vs. 
double-precision machine instructions are completed in three MCTs. 
Fixed memory 
The erasable memory makes use of fer- 
It consists of 2048 words 
Erasable memory is used to store such data as may change 
Most single-precision instructions are completed in two MCTs; most 
SOFTWARE DEVELOPMENT 
The software control procedures employed for F-8 DFBW selectively follow 
those developed and successfully applied during the generation of software pro- 
gram assemblies for the Apollo command and lunar module computers. A continua- 
tion of useful procedures, made necessary because the F-8C uses the same Apollo 
hardware, and desirable because of schedule limitations, was easily imposed by 
the CSDL personnel connectedwith F-8,all of whom were contributors to the 
Apollo effort. The limited scope of F-8dictated some changes in procedure, but 
these were basically simplifications commensurate with the level of effort. 
After all, approximately 400 man-months/month were expended in Apollo by CSDL 
programming and engineering groups just prior to the first lunar landing, while 
F-8 DFBW peaked at about 9 man-months/month. The critical time span was from 
Control Law Specification delivery in March of 1971 until program release for 
fixed-memory core-rope manufacture in mid-December of 1971. Since that date, 
CSDL has supported Preflight Erasable Load generation, failure analysis, pre- 
flight procedure preparation, and Erasable Memory Program development and 
verification. 
DFBW software attest to the effectiveness of the control procedures employed. 
It is worth emphasizing that we now have more modern software techniques, but 
that Phase1 of F-8 DFBWwas a basic evaluation program, and utilized off-the- 
shelf software as well as hardware. Approximately 85 man-months and 95 hours 
of IBM 360/74 computer time were required for the Phase 1 software design, 
implementation, and verification tasks. The F-8 chronology is shown in Fig. 2 .  
The timely development and excellent flight-test performance of 
Operational Software 
The operational software for F-8 DFBWconsists of two basic categories: 
the DFCS Program Assembly, and the Preflight Erasable Load Assembly. In the 
fjinished product, the DFCS Program Assembly is embodied in the core rope and 
comprises the computer's fixed memory. At this stage, it has become hardware 
and is effectively a breadboard autopilot in that the structure is invariant 
while most parameter values and switch words are variable. For F-8 DFBW, there 
is only one final Program Assembly, from which the flight rope and an identical 
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spare are manufactured. 
tape  and comprises t h e  computer's I n i t i a l  Data Load. 
t a i n s  parameter values and switch s e t t i n g s  required by the  program, and the  
computer receives it  as a p a r t  of each power-up sequence. 
Erasable  Load Assembly is made whenever a f l i g h t  test r equ i r e s  new parameter 
values.  
f o r  man-rated f l i g h t  software,  both assembly processes are c a r e f u l l y  cont ro l led .  
The P r e f l i g h t  Erasable Load Assembly i s  embodied i n  a 
The tape,  KSTART, con- 
A new P r e f l i g h t  
To ensure t h e  high degree of r e l i a b i l i t y  and s a f e t y  t h a t  i s  necessary 
Program Assembly 
The Program Assembly has two main func t iona l  areas: Systems and Appli-- 
ca t ions .  Grouped under Systems are Executive, Restart, and Service.  Applica- 
t i o n s  covers F l i g h t  Control,  and Miscellaneous. The Executive code includes 
the  p r i o r i t y  job-queue processor,  t he  t i m e  task-queue processor,  t he  t i m e -  
dependent i n t e r r u p t  processor ,  t he  idle-job rout ine .  The Restart code includes 
t h e  hardware restart i n t e r r u p t  processor ,  computer i n i t i a l i z a t i o n  rout ine ,  t h e  
program alarm processor ,  t he  restar t -group phase-control rou t ines .  The Ser-  
v i c e  code includes the  l i s t -process ing  i n t e r p r e t e r ,  t h e  IMU monitor, the  com- 
puter  s e l f - t e s t  rou t ines ,  t h e  man-machine i n t e r f a c e  rou t ines ,  t he  i n t e r r u p t  
processors.  The F l i g h t  Control code includes the  au top i lo t  i n i t i a l i z a t i o n  
rout ine ,  t h e  mainline processor , t h e  f i l t e r  pushdown and wrap-up processor,  
t h e  input  d i s c r e t e  processor ,  the  Mode and Gain change processor,  t h e  body 
transformation mat r ix  processor.  
test  programs, and special-purpose app l i ca t ions  rout ines .  
The miscellaneous code includes t h e  ground 
In  several areas, t h e  f l i g h t  con t ro l  requirements and the  LGC character-  
ist ics posed i n t e r e s t i n g  problems. Some of these  are s ingled  out .  
Duty Cyle-Early i n  the  development process i t  became clear t h a t  t h e  
F l igh t  Control system would c r e a t e  a r e l a t i v e l y  high duty cycle  i n  the  LGC due 
t o  seve ra l  causes: LGC i n s t r u c t i o n  time ( 2 4  p s / i n s t r ) ,  t he  f l i g h t  con t ro l  
sample period (30 ms) and t h e  general ized na tu re  of the  cont ro l  system. Since 
t h e  en t i r e  LGC i s  devoted t o  the  DFCS, words of code could be traded f o r  in- 
creased t i m e  e f f i c i e n c y  wherever poss ib le ;  t h a t  is ,  code i s  designed f o r  
minimum execution t i m e  r a t h e r  than f o r  minimum storage.  T i m e  savings are a l s o  
r ea l i zed  f o r  c o n t r o l  parameters,  where combinable mul t ip le  parameters are re- 
placed by an equivalent  s i n g l e  parameter i n  a working r e g i s t e r ,  whose value i s  
generated only once by program i n i t i a l i z a t i o n .  
Restart Protection-A hardware restart is  a s p e c i a l  i n t e r r u p t  t h a t  t akes  
The hard- precedence over a l l  o the r  i n t e r r u p t s ,  and t h a t  cannot be inh ib i t ed .  
w a r e  restart is t r iggered  by c i r c u i t r y  i n  event of s e l ec t ed  computer malfunc- 
t i o n s .  On completion of the  restart, a l l  output channel d i s c r e t e s  are c leared ,  
and computer con t ro l  is t r ans fe r r ed  t o  a s p e c i f i c  memory loca t ion ,  i .e.,  t o  
the  Restart Routine. The Restart software r ap id ly  r ees t ab l i shes  the  channel 
output i n t e r f a c e s  because F-8C con t ro l  su r f ace  commands and the  PCS primary- 
enable s i g n a l s  depend on a v i ab le  in t e r f ace .  
t he  program flow by r ees t ab l i sh ing  t h e  job-queue and time-queue, and by causing 
the  program whose execution w a s  i n t e r rup ted  t o  resume a t  the  la tes t  restart 
The restart software next  r e s t o r e s  
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point .  Restart po in t s  are en t ry  po in t s ,  breaking program flow i n t o  separa te  
blocks, such t h a t  a properly res ta r t -pro tec ted  program w i l l  reproduce t h e  
same values  a f t e r  a restart as before.  
In  general ,  a r e p e t i t i o n  of code execution is  involved following a re- 
start because t h e  na tu re  of t h e  LGC r equ i r e s  software recovery procedures. 
However, t he  r e p e t i t i o n  requi res  t h a t  spec ia l  care be taken during code gen- 
e ra t ion  t o  avoid c rea t ing  s i t u a t i o n s  where a restart w i l l  cause a mul t ip le  
update of a var iab le .  
two restart poin ts ,  then A is  updated a t  each pass  through the  code. This 
v i o l a t e s  t h e  r u l e  t h a t  t h e  values  generated by code r e p e t i t i o n  a f t e r  a restart 
must be t h e  same as before .  
a copy cycle ,  which involves an intermediate  va r i ab le  and an add i t iona l  restart 
point .  
followed by C -+ A. 
r epe t i t i on .  
economy of e rasable  memory usage although they are expensive i n  t e r m s  of exe- 
cut ion t i m e .  Note t h a t  cel l  C is intermediate  and can be used by many copy 
cycles.  
For example, i f  t h e  operat ion A+B + A occurs between 
The s i t u a t i o n  of mul t ip le  updates is  avoided by 
For t h e  example w e  have A+B -+ C y  followed by t h e  new restart poin t ,  
Clear ly ,  t he  f i n a l  value of ce l l  A is unaffected by code 
Copy cycles  are common i n  Apollo code and have t h e  advantage of 
Rather than use copy cyc les ,  F-8 DFBWprefers a method t h a t ,  because of 
t h e  high DFCS duty cycle ,  i s  conservat ive of time but  is  expensive i n  f ixed  
and erasable  memory cells, doubling the  number. Two func t iona l ly  i d e n t i c a l  
s t r i n g s  of code, a J-branch and a K-branch, are required with processing alter- 
na t ing  from one t o  the  o ther .  Two equivalent  sets of e rasables  are required,  
a l s o  J-branch and K-branch. The J-branch code uses  K-branch (pas t  value) 
outputs  p lus  J-branch (present  value)  inputs  t o  compute J-branch (present  
value) outputs.  No s p e c i a l  copy cycles  are required,  and computations are 
e f f i c i e n t l y  performed. 
dangerously c lose  t o  100%. 
protec t ion .  
Copy cyc les  would l i k e l y  have pushed DFCS duty cycle  
It reaches 91% even with t ime-eff ic ient  restart 
Ind i r ec t  T r a n s f e F A t  s ix t een  c r i t i c a l  po in t s  i n  F-8 DFBW program flow, 
and a t  one poin t  i n  the  downlink program, a c a p a b i l l t y  i s  provided f o r  e rasable  
i n d i r e c t  t r a n s f e r  of cont ro l .  I n  appl ica t ion  t h e  program flow of t he  hardware 
core-rope f ixed  memory program is  determined by t h e  address contained i n  a 
s p e c i f i c  e ra sab le  cel l  a t  t h e  t i m e  t he  ce l l  is  accessed by t h e  program. 
Erasable c e l l s  used i n  t h i s  manner f a l l  i n t o  two classes. There is t h e  c l a s s  
of cel ls  whose contents  ( the  des t ina t ion  address) i s  changed regular ly  under 
program cont ro l ,  say every 20 m s  o r  30 m s .  These cells ,  although erasable ,  
form an i n t e g r a l  p a r t  of t h e  core-rope. The second c l a s s  cons i s t s  of cel ls  
whose contents  are i n  general  es tab l i shed  only o n c e , , e i t h e r  by an i n i t i a l i z a -  
t i o n  pass  o r  by the  I n i t i a l  Data Load (KSTART tape) .  It is t h i s  second c l a s s  
of e r a sab le  c e l l s t h a t  p rov ides the  powerful c a p a b i l i t y  of a l t e r i n g  the  program 
flow a f t e r  core-rope manufacture by means of Erasable Memory Programs. 
Generalized Filters-Inasmuch as F-8 DFBW is a f l y i n g  breadboard, t h e  
The feedback sensor q u a n t i t i e s  are each provided with a general ized f i l t e r .  
f i v e  f i l t e r s ,  t h ree  f o r  body rates and two f o r  l i n e a r  acce lera t ions ,  allow 
f l e x i b i l i t y  of f i l t e r  choice: bypass, f i r s t  o rder ,  second order ,  and t h i r d  
order .  An alternate t h i r d  order  is obtained by cascading the  f i r s t  and second 
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order  s ec t ions  t o  obta in  con t ro l  over ind iv idua l  poles  and zeros.  
c o e f f i c i e n t s  are parameters i n  the  KSTART tape.  
times, even i n  BCS/DIR. 
The f i l t e r  
The f i l t e r s  are a c t i v e  a t  a l l  
The computations are divided i n t o  two phases, t he  main phase which in- 
corporates  t h e  cu r ren t  input  with pas t  values  t o  update t h e  output ,  and t h e  
pushdown o r  wrap-up phase which updates t h e  o the r  f i l t e r  q u a n t i t i e s  i n  prepara- 
t i o n  f o r  t he  next cycle .  I n  t h i s  manner t h e  con t ro l  sur face  commands which 
use the  f i l t e r  outputs  are generated with t h e  sho r t e s t  delay. 
consuming f i l t e r  wrap-up ca l cu la t ions  are not  performed u n t i l  a f t e r  c los ing  
the  a i r c r a f t  con t ro l  loop, and so  do not  cont r ibu te  t o  t h e  delay.  
is  s i g n i f i c a n t  because t h e  wrap-up can represent  as much as 92% of t h e  t o t a l  
f i l t e r  load. 
The t i m e -  
The saving 
Gain Change-Manual gain changing is provided i n  l i e u  of automatic gain 
changing as a funct ion o f ,  say,  dynamic pressure.  Separate p i t ch ,  r o l l ,  and 
yaw gain-select  switches on the  MAPP, each with four  pos i t ions ,  comprise t h e  
p i l o t  i n t e r f ace .  Select ion of a s p e c i f i c  gain (or  coe f f i c i en t )  parameter is  
made from a f ixed  l is t  of 105 candidates,  s e r i a l l y  numbered from 1 t o  105. 
Each gain is  assoc ia ted  (by a x i s )  with a p a r t i c u l a r  gain-select  switch, and 
a maximum of 9 gains  can be designated f o r  a given f l i g h t .  
with i t s  serial number and four  values ,  becomes p a r t  of t he  PEL. When a gain- 
select switch is  changed by the  p i l o t ,  t he  program recognizes the  change and 
the  PEL-designated gains  assoc ia ted  with t h a t  switch a x i s  are changed. 
each gain i n  tu rn ,  a small rou t ine  implements t h e  change, performing a l l  
necessary sca l ing ,  recomputing a l l  working r e g i s t e r s  using t h a t  gain,  and 
i n i t i a l i z i n g  any f i l t e r  using t h a t  gain.  
Each gain chosen, 
For 
Erasable Memory Programming-Erasable memory programming provides the  
only means of modifying the  program once t h e  core rope is manufactured. 
f i c a t i o n  can sometimes be accomplished by breaking i n t o  the  program flow at  a 
s u i t a b l e  e rasable  branch poin t ,  which must be of t he  second class as defined 
above. The procedure i s  t o  change t h e  e rasable  cel l  contents  t o  poin t  t o  an 
unused block of e rasable  memory and t o  load executable code i n t o  t h a t  area 
(ca l led  an Erasable Memory Program o r  EMP). 
r e tu rns  con t ro l  t o  t h e  f ixed  memory program. 
problems t o  be solved by shoehorning s u i t a b l e  code i n t o  the  program flow. 
Modi- 
The f i n a l  i n s t r u c t i o n  of t he  EMP 
The EMP allows some unant ic ipated 
Erasable Downlist-In Apollo, the  i d e n t i f i c a t i o n  and spec i f i ca t ion  of 
telemetered da ta  w a s  done by means of address t a b l e s  b u i l t  i n t o  the  core  rope. 
For a mature design such as Apollo, q u a n t i t i e s  of i n t e r e s t  are w e l l  known, and 
properly can be b u i l t  i n t o  the  rope. 
f l e x i b i l i t y  f o r  experimental design. Variables and q u a n t i t i e s  of i n t e r e s t  can 
change from day t o  day depending on a given f l i g h t  plan.  
end, e rasable  spec i f i ca t ion  of t h e  downlist q u a n t i t i e s  by means of KSTART tape  
i s  incorporated i n t o  t h e  Downlink program. 
F-8 DFBW,on the  o ther  hand, must o f f e r  
To accomplish t h i s  
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P r e f l i g h t  Erasable Load Assembly 
F l e x i b i l i t y  i s  achieved i n  the  F-8 DFBW desp i t e  t h e  hardware s t a t u s  of t h e  
core-rope program by providing f o r  a l a rge  number of erasable  parameters. The 
aggregate, ca l l ed  the  P r e f l i g h t  Erasable Load, cons i s t s  of th ree  categor 
Data words, Downlist Words, and Erasable Memory Program words. The Data words 
are constants  and include loop gains ,  f i l t e r  coe f f i c i en t s ,  nonl inear i ty  para- 
meters, IMU compensation parameters, branch con t ro l  parameters, and branch 
cont ro l  address constants .  The Downlist words are address constants  t h a t  de- 
f i n e  the  q u a n t i t i e s  t o  be telemetered. The EMP words are executable code and 
associated constants .  
Early i n  the  program the  P re f l igh t  Erasable Load and t h e  KSTART t ape  eon- 
s i s t e d  only of Data words and Downlist words, and were generated by CSDL. 
the  r e s p o n s i b i l i t y  f o r  t he  da t a  values  res ided with FRC, so generation of the  
P re f l igh t  Erasable Load and KSTART s h i f t e d  t o  FRC as the  software capab i l i t y  
w a s  developed there .  However, Erasable Memory Program development w a s  a CSDL 
funct ion,  and the  v e r i f i e d  and accepted EMP code w a s  incorporated i n t o  the  
KSTART by FRC. 
But 
Several  unique o r  extremely he lp fu l  f ea tu re s  charac te r ize  the  F-8 Pre- 
f l i g h t  Erasable Load (PEL), and t h e  generation of i t s  KSTART uplink tape,  
spec i f i ca l ly :  
(1) PEL parameters are expressed i n  conveniently scaled,  physical ly  
s i g n i f i c a n t  engineering un i t s .  
(2) A DFCS i n i t i a l i z a t i o n  rout ine  t r a n s l a t e s  each PEL parameter (un i t s  
and sca l ing)  i n t o  DFCS opera t iona l  parameters. Factored o r  r a t ioed  
parameters are combined i n t o  s ing le  opera t iona l  parameters a t  t h i s  
t i m e  . 
(3) Comprehensive e r r o r  checking and d iagnos t ic  i nd ica to r s  are b u i l t  
i n t o  the  KSTART t ape  generat ing programs. 
Pa rame te rPThe  bas ic  DFCS parameters are expressed i n  conveniently 
scaled engineering u n i t s  and c o n s t i t u t e  t he  e rasable  load. 
r e g i s t e r s  (gains,  l i m i t  levels,  coe f f i c i en t s )  are defined so  as t o  minimize 
computation t i m e  where possible .  
e .g . ,  number of DFCS samples  ins tead  of seconds, o r  DAC b i t s  ins tead  of sur- 
face  degrees. Other working r e g i s t e r s  are funct ions of bas i c  parameters, 
such as a simple product, o r  a l i m i t  level t h a t  i s  computed from in t e rcep t /  
slope/breakpoint values.  
constant ,  s e l ec t ed  from a t a b l e  i n  accordance with c e r t a i n  ru l e s .  
p l i s h  t h e  i n t e r f a c e  between working r e g i s t e r s  and erasable  load parameters, 
F-8 DFBW u t i l i z e s  an i n i t i a l i z a t i o n  routine.  By having an i n i t i a l i z a t i o n  rou- 
t i n e  ava i l ab le  t o  t r a n s l a t e  t h e  working r e g i s t e r s ,  t he  engineer preparing 
KSTART tapes,  o r  changing parameters manually v i a  the  DSKY during a simulation, 
can continue t o  th ink  i n  bas i c  engineering t e r m s .  This is  e spec ia l ly  important 
i n  F-8 DFBW,sineemuch of t he  development is  performed on hybrid s imulators  
The DFCS working 
This usual ly  r e s u l t s  i n  unusual s ca l ing ,  
Also a working r e g i s t e r  might contain an address  
To accom- 
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where the  DSKY i n t e r f a c e  i s  t h e  only p r a c t i c a l  i n t e r f a c e  f o r  changing DFCS 
parameters. By keeping PEL spec i f i ca t ions  s i m p l e  and by formulating them i n  
engineering terms f o r  both phys ica l  f e e l  and v i s i b i l i t y ,  t he  p o s s i b i l i t y  f o r  
e r r o r  is g r e a t l y  reduced. 
ware is  involved, r e l i a b l e  and complete changes are made quickly by s ingle-  
parameter da t a  e n t r i e s  even though t h a t  parameter e x h i b i t s  mul t ip le  usage. 
Since programmed and v e r i f i e d  i n i t i a l i z a t i o n  s o f t -  
KSTART Generation---Two of f - l ine  d iagnos t ic  programs, DOWNDIAG and 
SHERLOCK, developed by NASA/FRC, con t r ibu te  s i g n i f i c a n t l y  t o  t h e  generat ion 
of a highly r e l i a b l e  PEL and i t s  KSTART tape.  
grams is  shown schematical ly  i n  Fig. 3. 
Operational use of t hese  pro- 
DOWNDIAG checks t h e  e ra sab le  downlink l ist  s p e c i f i c a t i o n  aga ins t  format, 
opcode, address ,  and keypunch e r r o r s .  It punches t h e  Erasable Downlist (EDL) 
and Downlink Processor (DLP) decks only a f t e r  e r ro r - f r ee  input  is provided. 
The DLP deck is used f o r  pos t - f l igh t  o r  post-simulation downlink processing. 
The EDL deck i s  in t eg ra t ed  with the  DFCS parameter deck f o r  input  t o  SHERLOCK. 
SHERLOCK l ikewise checks aga ins t  keystroke, o c t a l ,  and address  e r r o r s ,  
b u t  more s i g n i f i c a n t l y  performs comprehensive r easonab i l i t y  checks, e.g., 
minimum/maximum range o r  compat ib i l i ty  betyeen r e l a t e d  elements. 
a l s o  e x t r a c t s  f i l t e r  polynomial roo t s ,  checks t h e  s t a b i l i t y  of po les ,  and 
checks zeroes  aga ins t  minimum/maximum ranges. 
answered by co r rec t ions  t o  the  SHERLOCK inpu t s ,  o r  by signed waivers,  before  
output decks are punched, one f o r  the F-8 All-Digi ta l  Simulator a t  CSDL, and 
the  o ther  f o r  input  t o  KPUNCH, the  KSTART tape  d iagnos t ic  and punch program. 
SHERLOCK 
Diagnostic p r i n t o u t s  must be 
KPUNCH c a l c u l a t e s  t h e  i n i t i a l i z a t i o n  va lues  f o r  t h e  upl ink summation 
(UPSUM) r e g i s t e r s  such t h a t  with a proper upl inking of t he  KSTART tape ,  t he  
UPSUM r e g i s t e r s  equal  77777 77777 when displayed on thehDSKY. 
during uplinking w i l l  l eave  numbers o ther  than 7s. 
l imi ted  d i agnos t i c  checking and u l t imate ly  punches the  KSTART tape,  ready f o r  
uplinking to  the  LGC p r i o r  t o  f l i g h t .  
Er rors  generated 
KPUNCH a l s o  perforns  
F-8 DFBW Software Package 
The F-8DFBWsoftwarepackage can be broken down as i n  Table 3 (Fixed 
Memory Allocat ion) ,  and Table 4 (Erasable Memory Allocat ion) .  The DFCS code 
i s  by far the  l a r g e s t  s i n g l e  i t e m .  Extensive f ixed  memory is used by Display 
In t e r f aces  (DSKY processing) ,  In te rpre te r lExecut ive ,  and IMU Alignment. Most 
of t h i s  code w a s  t r ans fe r r ed  d i r e c t l y  o r  with minor change from the  LM program 
f o r  Apollo 1 4 .  The Self-Test Self--Check code came from Apollo p r e f l i g h t  
e rasable  code. Roughly ha l f  (696) of the  e ra sab le s  used are DFCS re l a t ed ,  and 
a s i g n i f i c a n t  number (389) belong t o  the  P r e f l i g h t  Erasable Load. 
SOFTWARE PROGRAM CONTROL 
The f l i g h t  software forF-8 DFBW programleans heavi ly  on the  experience 
developed f o r  Apollo. The main d i f f e rence  between Apollo software and o the r  
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(previous) software is that the Apollo software had to work perfectly the first 
time it was used in its real environment. 
shot nature that required guaranteed performance. To achieve such reliability, 
management and supervision controls were set up, and have evolved over several 
years into a system to monitor and check software progress very closely and yet 
not to create an environment that is oppressive to the creativity, persever- 
ance, and dedication of engineers. 
both developmental and incremental phases of software. 
ware depends on reliability and confidence built up by careful management and 
supervision controls supported by thorough software verification using real 
hardware and high-fidelity models in simulation. 
Apollo manned missions had a one- 
The system thus created has been proven in 
Man-rated flight soft- 
Software Management 
A successfully managed software effort must provide: 
(1) Realistic estimates of requirements including manpower, assembly 
and simulation budgets, memory allocations. 
(2) Efficiency in the development and verification process including 
non-overlapping testing, effective use of man and machine re- 
sources. 
(3) Achievement of milestones on schedule. 
(4) Visibility of the product including developmental status, trouble 
spots, user-oriented operations and interfaces. 
(5) Flexible and efficient response to design change requests. 
( 6 )  Systematic verification procedures at all module interface levels 
of testing and performance. 
(7) Reliability of final products. 
(8) Quality performance of final products. 
The software management and control system developed for Apollo provided 
such capability. Its selection €or F-8 DFBW wasa natural outgrowth of success- 
ful prior experience with it. Changes were made, but only when the differing 
situations indicated a modified approach. 
The management and control of flight software is directed toward the 
timely preparation of two end items: 
the read-only core-rope memory is manufactured, and a software preflight eras- 
able-load assembly from which a KSTART tape is manufactured to initialize the 
erasable read-write memory. Operational efficiency, performance capability, 
operational flexibility, and overall reliability are demanded of both the fixed 
and the erasable-memory assemblies, since they complement each other in terms 
a software program assembly from which 
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of overall performance. 
of schedule milestones. 
implemented with the same quality and timely control. 
Timely availability is likewise a requirement in terms 
Changes and additions to the baseline design must be 
Organization and Controls 
The software organization used by F-8 DFBW is relatively simple. The 
Project Manager is the customer's contact point. The Project Manager inter- 
faces with the Software Manager, who interfaces with the engineers doing the 
software design, coding, and verification. Both of the latter interface with 
Assembly Control, which is responsible for the assembly process. 
control machinery available to the Project Manager and the Software Manager are 
as follows: 
The types of 
(1) Software Specification Document is the product specification to 
which the software must conform. 
(2) PCR-a Program Change Request, that officially changes the Software 
Specification (must be signed off by customer, Project Manager, 
and Software Manager). 
(3) PCN-a Program Change Notice, similar to a PCR but deemed impera- 
tive by CSDL (must be signed off by Project Manager and Software 
Manager). 
( 4 )  Anomal- request to fix an error in the program (must be signed 
off by Project Manager and Software Manager). 
(5) ACB-an Assembly Control Board request, identifies a necessary 
program change that is not a specification change (must be signed 
off by Software Manager). 
Under Configuration Control, all coding changes and additions must be covered 
by one of the above forms of approval before the Assembly Control Supervisor 
will incorporate the code into the assembly. 
Assembly Control 
The Assembly Control functions in Apollo were highly structured and very 
There was an Applications Program- formal for the mainline program assemblies. 
ming Development and Testing Group for the two major assemblies. 
Integration Programming Group served for all assemblies, but the major assem- 
blies had separate Assembly Control Supervisors. Finally, the Assembly Control 
A System 
Service Group served all needs. \ 
The software generation process is illustratively simplified in Fig. 4. 
A coding task is routed to the appropriate programming group for code design. 
Discussions with the other groups might follow. 
Assembly Control where it is either accepted for the next revision or returned 
Completed code is submitted to 
1 
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f o r  cor rec t ions .  
t o  make the  new revis ion.  The Assembler output is examined by Assembly Control 
and e r r o r s  are e i t h e r  f ixed  o r  r e fe r r ed  back t o  t h e  coder f o r  r e c t i f i c a t i o n .  
No t i f i ca t ion  of a good assembly is  given t o  c o d e r / t e s t e r s  who submit s imulat ion 
test runs. I f  tests do not  work co r rec t ly ,  cor rec ted  code i s  submitted f o r  the  
next  rev is ion .  On r e c e i p t  of good r e s u l t s ,  a new coding t a s k  is  begun. 
A t  appropr ia te  t i m e s ,  the  assembly update deck is submitted 
In F-8 DFBW,with a t o t a l  programming team of about n ine  people, such 
Nevertheless the  s p i r i t  of t h e  s t r u c t u r i n g  w a s  n o t  p r a c t i c a l  o r  necessary.  
Assembly Control process  w a s  maintained. 
nated Assembly Control Supervisor,  bu t  h i s  a c t i v i t i e s  spanned a l l  four  of t h e  
s t ruc tu red  areas as t i m e  permitted and a c t i v i t y  made necessary.  For example, 
he monitored, coordinated and submitted a l l  assembly changes, maintained t h e  
Simulator test packages, published t h e  assembly documentation, maintained and 
v e r i f i e d  I G C  System software,  coded and v e r i f i e d  some Applications code, and 
pa r t i c ipa t ed  i n  Level 4lLevel 5 t e s t i n g .  The o the r  t e a m  members l ikewise found 
t h e i r  a c t i v i t i e s  spanning the four  groups as s p e c i f i c  needs came and went, each 
cont r ibu t ing  i n  areas of g r e a t e s t  i n t e r e s t  and a b i l i t y .  
One member of t he  DFBW t e a m  w a s  desig- 
Control lable  I t e m s  ' 
In  add i t ion  t o  the  main program assembly, t he re  are a l s o  o the r  areas 
These are the  P r e f l i g h t  Erasable Load where con t ro l  procedures must apply. 
Assembly, Simulator T e s t  Packages, Off- l ine Program Assemblies, and Erasable 
Memory Programs. 
A P r e f l i g h t  Erasable  Load Assembly i s  assoc ia ted  with each mainline pro- 
gram revis ion ,  and c o n s i s t s  of da t a  cons tan ts ,  branch-control cons tan ts ,  and 
address  cons tan ts  t h a t  are defined i n  the  mainline rev is ion .  The P r e f l i g h t  
Erasable Load Assembly i s  used t o  generate  d a t a  and address decks f o r  Simulator 
test runs and i t  i s  e s s e n t i a l  t h a t  these  decks be e r r o r  f r ee .  
The Simulator T e s t  Package supports  t he  sof tware t e s t i n g  and v e r i f i c a t i o n  
by providing a common l i b r a r y  of test case decks. 
t h ree  ca tegor ies :  program i n i t i a l i z a t i o n ,  s imulat ion con t ro l ,  and e d i t  cont ro l .  
Operat ional ly  the  decks are invoked i n  s u i t a b l e  conf igura t ions  a t  run t i m e  by 
s i n g l e  cards  i n  the  u s e r ' s  test deck. 
Funct ional ly  the  decks cover 
i 
Off- l ine A s s e m b l i e r A s  the  mainline program matures, o f f - l i ne  vers ions  
are u s e f u l  t o  check out  code p r i o r  t o  updating t h e  mainline assembly. Once the  
design and coding is  checked out ,  a simple t r a n s f e r  of appropr ia te  code i s  made 
t o  the  mainline assembly. In  F-8DFBW two examples occurred; one w a s  t o  check 
out  a major design modif icat ion i n  the  BCS downmode l o g i c  j u s t  p r i o r  t o  Con- 
f i g u r a t i o n  Control,  and the  o ther  w a s  t o  create a t e s t i n g  and t r a i n i n g  t o o l  
capable of f a i l i n g  input /output  d i s c r e t e s  v i a  DSKY commands. 
Erasable Memory Programs-Erasable-memory programming is  a t o o l  enabling 
A block of code is a l imi ted  f l e x i b i l i t y  f o r  modifying core-rope program flow. 
designed t o  r e s i d e  i n  and opera te  from e rasab le  memory, and a way is devised t o  
access the  code from the  e x i s t i n g  rope. 
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Assembly Control Tools 
Assembler--Since the software was not written in a Higher Order Lan- 
guage, a sophisticated assembler was of utmost importance. The Assembler is 
by far the most powerful tool in the Assembly Control process. 
evolutionary period of Apollo has generated many fine features. 
The lengthy 
Diagnostic PackagrThe Assembler diagnoses faulty coding in both basic 
and interpretive languages. It issues diagnostic messages about refer- 
ences t o  non-existent variables, multiple definitions, illegal sequences 
of instructions, improper erasable-bank or fixed-bank references, and 
many others. 
Basic and Interpretive Language-The Assembler recognizes two languages: 
basic language, and a list-processing interpretive language. The latter 
permits vector and matrix as well as double and triple precision opera- 
tions; these are processed by the Interpreter software routines in the 
LGC. The Assembler recognizes data constants, noun and verb constants, 
downlink list specification constants, and address constants. 
Flexibility of Memory Allocation-Blocks of fixed-memory programming can 
be referenced to each other so that if a block expands, another block 
need not be moved to make room for it. Overlapping of program memory is 
flagged if it occurs. Overlapping of erasable storage (time-sharing), 
on the other hand, is facilitated by the Assembler. 
Program Visibility -The Assembler provides complete mnemonic cross- 
reference tables, a summary of erasable memory assignments, and maps of 
both erasable- and fixed-memory storage. 
threaded, allowing rapid eyeball debugging even when the relevant pas- 
sages are scattered through hundreds of pages. 
breakdown by functional area, is provided. 
A l l  operand references are 
Word count, including a 
Modularity--The Assembler provides the ability to separately assemble 
and partially diagnose sections of the full program. 
separately and brought together into full programs for verification. 
These can be coded -_ 
Interface with All-Digital Simulator-The Assembler output includes input 
information for the All-Digital Simulator, which is useful for simulator 
initializations, and for simulator run-time diagnostic error detection. 
The Symbol Table enables the addressing of erasable cells and fixed lo- 
cations by name, rather than by number which tends to vary from revision 
to revision as memory layout is modified. Tapes for fixed-memory loading 
of core-rope simulator can be generated. Constants, bad words (assembler- 
detected errors), unused words, and coding instructions are distinctively 
flagged t o  permit detection of such run-time errors as 'executing a con- 
stant' or 'executing from unused fixed memory'. KSTART tapes can be 
punched directly from the Preflight Erasable Load Assembly as a feature 
of the Assembler. 
._ 
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Erasable Memory Map 
The limited erasable-memory size of the LGC forced a policy of cell 
sharing as a means of extending memory capability in Apollo; extensive cell 
sharing was necessary, more than doubling the erasable complement and resulting 
in as many as seven distinct usages. 
bookkeeping and planning tool. 
sity, otherwise the cell-sharing process would have been automated, 
even though memory cell sharing is limited, the Erasable Memory Map is an 
especially useful document. A separate map is prepared for each erasable bank 
by the Assembly Control Supervisor. The primary allocation is identified in 
the first column, with the overlays defined in the subsequent columns. 
simplifies the problem of assigning multiple use to cells or blocks of cells 
and minimizes the problem of run-time conflicts between LGC programs. 
are extremely valuable to the programmer preparing erasable memory code by 
identifying unused blocks of cells and by aiding in the time-sharing usage of 
cells. 
An erasable-memory map was used as a 
The map was looked on as a short-lived neces- 
In F-8 DFBW, 
The map 
The maps 
Software Development Activity 
The software development process, involving all phases of software acti- 
In Apollo, the specification was the seven volume Guidance Sys- 
vity, can be summarized in Fig. 5. All software design is based on written 
specification. 
tem Operations Plan. 
ments, pilot interface requirements, and data retrieval requirements are 
prescribed in the Software Specification. The LGC executive hierarchy, service 
routines, interrupt processors, restart routines, downlink, and all others that 
came from Apollo are specified by inference as being the same as Apollo. 
few changes in this category by rights should be documented by PCRs or ACBs. 
However the ultimate documentation in this area, as was similarly true in 
Apollo, is the detailed flowchart. Nevertheless, in the software development, 
authorization must exist.in one of the forms: Software Specification, Program 
Change Request, Program Change Notice, or Assembly Control Board direction. 
In F-8 DFBW,the Control Laws, backup interface require- 
The 
Another class of input to the Software Development, shown in Fig. 5, is 
the Initial Data Load which becomes the Preflight ErasableLoad. 
the cumulative array of values for control law parameters and for other rou- 
tines' parameters and, as such, is jointly specified by FRC and CSDL, The load  
is revised and updated to keep pace with the software development. 
The load is 
A third class of input to the software development is the test plans, 
Test plans exist at all 
At the lower levels, the plans 
the most important one being the Level 4 Test Plan. 
levels and are the basis for the level testing. 
are informal tools to ensure thorough unit testing by individual programmers. 
The Level 3 Test Plan and the Level 4/5 Test Plan are carefully documented 
compendiums of specific tests, and cover all areas of the software, The test 
plan is reviewed and updated by all concerned; it can be added to at any time 
to include any overlooked areas. 
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Continuing i n  Fig.  5, t h e  software is designed i n  blocks o r  u n i t s  Nith 
each being t e s t ed  before  proceeding t o  t h e  next.  Test ing a t  t h e  u n i t  l e v e l  
(Level 1/2)  is general ly  bit-by-bit d i g i t a l  simulation. When a s u f f i c i e n t  num- 
ber  of u n i t s  are completed, t h e  hardware and alarm i n t e r f a c e s  are t e s t e d  as 
appropriate .  These tests general ly  involve a l l  t h r e e  s imulators :  t h e  Dig i t a l ,  
Hybrid, and System T e s t  Laboratory. Modular Test ing (Level 3) commences i n  any 
given area when a l l  u n i t s  i n  a given program funct ion are completed, f o r  ex- 
ample, t he  DFCS Direct Mode i n  the  p i t c h  axis. This level of t e s t i n g  continues 
u n t i l  a l l  DFCS modes and c a p a b i l i t i e s  are completed. 
areas are developed i n  p a r a l l e l ,  but  not  a l l  a t  t h e  same rate, t e s t i n g  a t  
seve ra l  l e v e l s  takes  place during any given t i m e  frame. 
Since several program 
When a l l  major programs appear t o  be e s s e n t i a l l y  completed, Configuration 
Control is i n s t i t u t e d ,  o f f i c i a l l y  designat ing t h e  start of Level 4 ,  although 
l imi ted  I n t e r f a c e  t e s t i n g  can take place earlier. 
Control, a l l  program changes r equ i r e  the  c a r e f u l  s c ru t iny  and approval of one 
or  more of the  software supervisors ,  as w e l l  as t h e  coding exper t s  i n  the  areas 
af fec ted .  Software Spec i f ica t ion  changes r equ i r e  a PCR. Level 4 tests are 
based on the  T e s t  Plan, and a l l  i nco r rec t ,  o r  unexpected, o r  incomplete, o r  
anomalous behavior i s  documented i n  an anomaly repor t  o r  a discrepancy repor t .  
Discrepancies are software e r r o r s  detected’ a f t e r  Configuration Control,  but 
p r i o r  t o  release-for-manufacture. 
release-for-manufacture. Ver i f i ca t ion  a t  Level 4 and above involves exerc is ing  
the  program on the  th ree  CSDL simulators ,  as w e l l  as the  FRC Iron Bird System. 
A l l  documented anomalies and discrepancies  must be resolved. In  some cases 
r e so lu t ion  of a Hybrid or  I ron Bird i t e m  requi res  an a t t e m p t  t o  reproduce t h e  
behavior on another s imulator ,  o r  perhaps t h e  D i g i t a l ,  i n  order  t o  pinpoint t h e  
cause. When t h e  cause of a discrepancy o r  anomaly i s  i d e n t i f i e d ,  an assess- 
ment is  made t o  determine: 
encountered i f  t he  program i s  l e f t  as is, (2) t h e  procedures necessary t o  avoid 
o r  t o  work around t h e  problem, (3) t he  coding change necessary t o  e l iminate  t h e  
problem, ( 4 )  t he  schedule impact of implementing and ve r i fy ing  the  coding 
change. The assessment is documented as a PCR, PCN, o r  ACB which, i f  approved, 
is implemented as a fixed-coding change. 
level f o r  permanent changes. 
Notes. Sometimes it tu rns  out  t h a t  what w a s  thought t o  be an anomaly, o r  
discrepancy, w a s  caused by a s imulator  bug, o r  a test deck e r r o r ;  i n  which case 
t h e  problem is  f ixed and t h e  test is rerun. 
Subsequent t o  Configuration 
Anomalies are software e r r o r s  detected a f t e r  
(1) t h e  opera t iona l  impac t  when the  problem i s  
Erasable coding is  not  used a t  t h i s  
Disapproved PCRs, PCNs, and ACBs become program 
When a l l  pending program changes are incorporated and t e s t ed  a t  Level 4 ,  
and when no unresolved problems remain, t he  program is ready f o r  release and 
is  declared frozen. A t echnica l  review of t h e  Level 4 t e s t i n g  is held (pre- 
FACI) .  I f ,  i n  any areas the  t e s t i n g  appears t o  need reinforcement, then new 
o r  add i t iona l  Level 4 tests are defined. The Level 5 t e s t i n g  c o n s i s t s  of re- 
running a l l  of t h e  Level 4 test decks on t h e  f i n a l  vers ion.  I f  any new anom- 
a l ies  or ’d iscrepancies  turn  up and are se r ious  enough t o  requi re  a PCR, t h e  
Erasable Memory Program opt ion is  weighted heavi ly  aga ins t  a manufacturing 
schedule s l i p .  The F i r s t  Article Configuration Inspection (FACI) i s  a formal 
review of a l l  Level 5 t e s t i n g  r e s u l t s ,  anomaly r epor t s ,  change requests ,  pro- 
gram notes ,  and opera t iona l  r e s t r i c t i o n s .  
grant ing of approval t o  release the  rope assembly f o r  manufacturing. 
The end ac t ion  of t he  FACI is  the  
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Flight Support Activity 
The Flight Support Activity takes place after delivery of the Manufactured 
rope modules and centers around Level 6 testing as shown in Fig. 6 .  
tape is generated from the Preflight Erasable Load involving the Initial Data 
Load and any existing Erasable Memory Programs. 
scrutiny of all parameters, by computer Program and by eyeball, to identify and 
assess changes from the previous KSTART tape. Additionally, the CSDL evaluation 
utilizes the Hybrid Simulator, the All-Digital Simulator, and the Systems Test 
Laboratory hardware installation. 
mission-sequence testing on the Iron Bird Simulator at FRC, and involves pilot 
training, pilot procedures, and system performance. The test results are pre- 
sented at the Flight Readiness Review (FRR), and any anomalies resolved, perhaps 
by modifying the operational envelope. FRR approval is required for flight go- 
ahead. 
Data Load can be modified to test another capability, or to change the downlink 
coverage, and the procedure of Fig. 6 is repeated. 
The KSTART 
Evaluation involves careful 
The testing is complemented by extensive 
Following a successful flight to test one DFCS capability, the Initial 
Alternatively, the flight test results can indicate a serious need for a 
DFCS capability that does not exist in the rope. 
mitted to request that the capability be developed as an EMP. After assessment, 
if the PCR is approved, the development and test of the EMP is undertaken as was 
shown in the previous figure, Fig. 5. When completed, the verified EMP is in- 
corporated into the KSTART tape for Level 6 testing. 
In this case, a PCR is sub- 
Software Milestones 
The development activity is tracked by milestones. Schedule milestones 
were not treated with the level of formality accorded their Apollo counterparts. 
Small meetings of one or two technical personnel with management personnel marked 
many F-8 DFBW events. Nevertheless, schedule milestones were vital to a timely 
development and verification process. The major milestones are indicated in 
Fig. 2. 
The Preliminary Design Review (PDR)for F-8 consisted of several meetings, 
each covering a specific area of interest. 
that changes were expected as subcontractors and customer had the opportunity to 
review carefully each other's needs, plans, and suggestions. 
These were preliminary in the sense 
The Critical Design Review (CDR) also consisted of several meetings, each 
covering a specific area in minute detail. 
Specification and the Interface Control Document are specific examples. 
The CDRs for the Control System 
Level 1, 2, 3 Testing (Unit and Modular testing) allows tracking of units 
of software in the early stages of development when coding and verification are 
relatively independent of tight controls. 
Configuration Control marks the transition to tightly controlled software 
configuration and testing procedures. 
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Level 4 Testing ( In t e r f ace  t e s t i n g )  allows t racking  of i n t e r f a c e s  between 
Program changes requi re  wr i t t en  approval and a l l  anomalous modules of software. 
simulation behavior requi res  documentation, ana lys i s ,  and reso lu t ion .  
Level 5 (Formal t e s t i n g )  a l lows t racking  of software prototype. 
F i r s t  Art ic le  Configuration Inspect ion (FACI) is a formal review of a l l  
aspec ts  of prototype software. 
assembly f o r  manufacture. 
The f i n a l  a c t i o n  i s  the  approval of t h e  f i n a l  
Release-for-Manufacture-Following FAG1 approval,  a weaving tape  is  gene- 
r a t ed  from t h e  f i n a l  assembly t o  be used f o r  core-rope manufacture. 
Level 6 Test ing (Mission Performance t e s t i n g )  i s  based on the  KSTART tape  
f o r  t he  p a r t i c u l a r  f l i g h t .  
on the  th ree  CSDL Simulators and on t h e  FRC Iron Bird System. 
A F l igh t  Readiness R e v i e w  (FRR) is  conducted p r i o r  t o  each f l i g h t .  
Evaluation cons i s t s  of exerc is ing  t h e  KSTART tape  
A 
statement from CSDL is  required concerning i t s  review on t h e  P r e f l i g h t  Erasable 
Load and KSTART tape.  
assessed t h e  f l i g h t  readiness  of t h e  primary con t ro l  system, t h e  backup con t ro l  
system, the  f l i g h t  vehic le  subsystems, t o  name a few. Known anomalies and t h e i r  
avoidance o r  work-around procedures were discussed. 
were explained, both func t iona l ly  and operat ional ly .  The f a i l u r e  ana lys i s  s t u d i e  
were reviewed, as w e l l  as ava i l ab le  documentation. F l igh t  readiness  reviews sub- 
sequent t o  the  i n i t i a l  f l i g h t  genera l ly  consider  t h e  cur ren t  KSTART tape  and any 
newly appl icable  areas. 
The i n i t i a l  PRR had the  longest  agenda. The review 
Erasable Memory Programs 
SOFTWARE VERIFICATION 
The software v e r i f i c a t i o n  process is  v i t a l  t o  t h e  preparat ion of r e l i a b l e  
high-quality software. 
j ec t ed  t o  many tests represent ing many d i f f e r e n t  s i t u a t i o n s .  
t e s t i n g  is  one of diminishing re turns :  
e r r o r s ,  but  t h e  later tests bui ld  confidence in t h e  o v e r a l l  q u a l i t y  of t he  pro- 
gram assembly. Es tab l i sh ing  t h e  proper balance between i n s u f f i c i e n t  and exces- 
sive v e r i f i c a t i o n  t e s t i n g  i s  a c r i t i c a l  t ask .  Indeed, t h e  v e r i f i c a t i o n  process 
does not  terminate  with release-for-manufacture; it  cont inues,  i n  t h e  hope of 
catching any remaining e r r o r s  before  they show up opera t iona l ly  with unexpected 
and perhaps dangerous consequences. 
A screening process i s  employed, whereby code is sub- 
This approach t o  
e a r l y  tests show up most of t h e  coding 
The v e r i f i c a t i o n  process  cannot be separated from t h e  assembly con t ro l  
process,  at  least p r i o r  t o  release-for-manufacture. The u l t imate  q u a l i t y  and 
r e l i a b i l i t y  of code depends heavi ly  on t h e  v e r i f i c a t i o n  process.  
of t h e  v e r i f i c a t i o n  goals  involves f a r  more than t h e  execution of high q u a l i t y  
objec t  code ava i l ab le  near  t h e  end of t h e  software development cycle.  Fac i l i -  
ties are required i n  t h e  e a r l y  s t ages  of program development when the  code 
ava i l ab le  is  of low q u a l i t y  and may not  even be executable. 
a benign and cooperat ive environment is required;  i t  must provide a de ta i l ed  
The attainment 
I n  t h e  e a r l y  s t ages  
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visibility into the execution of code, Simplified, but fast-operating environ- 
ment algorithms are desirablG. 
involving both run-time and post-run software packages. As code quality is re- 
fined, the environment quality can be updated to include such factors as sensor 
errors and higher order effects. 
highly realistic environment including as much real hardware as possible. 
Extensive diagnostic capability is mandatory, 
Ultimately the code should be exercised in a 
Software Verification Facilities 
Several distinct facilities were utilized during the DFCS verification 
process. 
Each has contributed to the DFCS quality, and by its absence would have affected 
the development adversely, mainly in terms of schedule, but perhaps even in terms 
of operational performance. CSDL has utilized the All-Digital Simulator, the 
Hybrid Simulator, and the System Test Laboratory facilities for the software 
development and verification activities. 
Stage 1 engineering simulation, the bench lashup Stage 2 hardware integration 
simulation, and the Stage 3 Iron Bird Simulator for the systems design, hardware 
integration, design verification, and pilot training/evaluation activities. 
The complementary nature of their unique capabilities is significant. 
NASA/FRC has utilized the analog 
Each of these facilities has contributed to the overall success of F-8 
DFBW, but certainly the significant contributions to system integration have 
come from the Stage 3 Iron Bird Simulator. It was on this facility that signi- 
ficant hardware integration problems were first encountered. 
simulations gave insight for design-change evaluation. Stage 3 permitted real- 
time demonstration of failure effects, and permitted engineering preliminary 
and final design. 
and essentially all of the system design verification. 
where CSDL's verification role was supportive, the Stage 3 simulation was 
especially important as the primary design, verification, and training tool. 
The Stage 3 piloted 
Stage 3 was used for much supportive software verification 
For the flight testing, 
The All-Digital Simulator (ADS) at CSDL played the significant role in 
F-8 software design, development, and verification, primarily because of the 
powerful run-time diagnostic and post-run edit capability, as well as features 
such as repeatability and snapshot/rollback. 
software provided a stable environment and ensured repeatability. 
Rigidly controlled simulator 
The Hybrid Simulator at CSDL was a very useful tool during preliminary 
verification, primarily because of its real-time interactive capabilities. Its 
role was somewhat diminished because CSDL did not have DFCS design responsi- 
bility, which is where the real-time interactive aspects of hybrid simulation 
can vastly improve the control-system designer's efficiency. However, on two 
separate occasions, one being the time-critical development period between 
Stage 2 and Stage 3 simulation, NASA/FRC came to CSDL and conducted basic and 
detailed design on our Hybrid facilities. 
Piloted simulations early in the development phases can improve the 
overall quality of the end item, especially when schedules are tight. Pilot 
contributions cover a wide range of experience including such items as human 
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f a c t o r s  suggestions,  func t iona l  change requests ,  performance and handling 
q u a l i t i e s  evaluat ion,  and s a f e t y  considerat ions.  
The complementary na tu re  of a l l - d i g i t a l ,  hybrid,  and hardware in t eg ra t ion  
f a c i l i t i e s  is important. 
de t a i l ed  hard-copy f o r  documentation. The Hybrid Simulator i s  unmatched i n  i t s  
real-time i n t e r a c t i v e  c a p a b i l i t i e s  f o r  preliminary design, parameter-variation, 
and s e n s i t i v i t y  s tud ie s .  The hardware in t eg ra t ion  f a c i l i t y  represents  t h e  u l t i -  
mate i n t e r f a c e  v e r i f i c a t i o n  t o o l  sho r t  of f l i g h t  test. Here, i n t e r f a c e s  are 
a c t u a l l y  mated, o f t en  f o r  t h e  f i r s t  t i m e .  Fa i lu re s  can be  s tudied and pi lot- in-  
the-loop evaluat ions based on a maximum hardware complement can be performed. 
Each of t h e  design, development, v e r i f i c a t i o n ,  and t r a i n i n g  t o o l s  can play a 
key non-overlapping ro l e .  
should be emphasized and u t i l i z e d  f o r  g r e a t e s t  program e f f i c i ency  and end-item 
qual i ty .  
The ADS provides d iagnos t ic  and e d i t  capab i l i t y  p l u s  
It is  t h e  complementary na ture  of each f a c i l i t y  which 
A b r i e f  descr ip t ion  of each of these  f a c i l i t i e s  follows. 
CSDL All-Digi ta l  Simulator -The Apollo D i g i t a l  Simulator is a bas ic  t o o l  
developed and employed pr imari ly  t o  support t h e  design, development, and veri- 
f i c a t i o n  of Apollo Guidance Computer (AGC) programs. The s imulator  is  e n t i r e l y  
d i g i t a l  and c o n s i s t s  of a number of programs implemented on a general  purpose 
d ig i ta l :  computer. It s imulates  t h e  operat ion of t he  AGC i n  s torage  layout ,  and 
i n  d e t a i l e d  a r i t hme t i c  and l o g i c a l  operation. Consistent with one's ob jec t ives ,  
mathematical and l o g i c a l  models ranging from rudimentary t o  comprehensive may be 
se l ec t ed  t o  simulate t h e  hardware and f l i g h t  environment within which the  AGC an( 
i t s  coding operate.For t h e  F-8C, only t h e  r i g i d  body degrees of freedom are 
mechanized and the re  is  no takeoff o r  landing capabi l i ty .  The BCS f l i g h t  contro 
system i s  not  simulated, so cont ro l led  f l i g h t  is  poss ib le  only i n  t h e  DFCS modes 
The P i l o t  Action Simulator provides open-loop ac t ions  such as s t i c k  and rudder 
de f l ec t ions ,  push but ton and t r i m  switch a c t i v i t y ,  and DSKY operat ions.  
d i t i on ,  the  s imulator  has  numerous on-line d iagnos t ic  f ea tu res ,  a snapshop/roll-  
back capab i l i t y ,  and extensive post-run e d i t  c a p a b i l i t y  ava i lab le .  The e d i t  
package provides f o r  f l e x i b l e  run-time d a t a  s torage and f o r  post-run da ta  retrie 
al. 
own. Extensive e d i t  programs f o r  p l o t t i n g ,  computational v e r i f i c a t i o n ,  and 
formatt ing w e r e  developed f o r  F-8 formal ve r i f i ca t ion .  Summary p r in t ing  includes 
d a t a  on DFCS mode changes, timing, and computational delays.  P l o t  va r i ab le s  in-  
clude numerous DFCS and environmental quan t i t i e s .  
cycle  and job  a c t i v i t y  is p lo t ted .  
v e r i f y  proper downlink operation. 
i c a l l y  i n  Fig. 7. 
I n  ad- 
The user  has  the  choice of using standard e d i t  programs o r  of wr i t i ng  h i s  
Timing da ta  ind ica t ing  duty 
A downlink processor e d i t  w a s  prepared t o  
The s imulat ion system i s  i l l u s t r a t e d  schemat- 
The CSDL Hybrid Simulator-The Hybrid Simulator is  a combination of 
s e l ec t ed  f l i g h t  hardware used i n  concert  with analog and d i g i t a l  computers t o  
provide realltime simulated f l i g h t .  
computer, a DSKY, and t h e  coupling da ta  u n i t s .  The LGC memory is  replaced by 
a Core Rope Simulator (CRS), which provides a complete e rasable  memory as w e l l .  
as he lp fu l  f ea tu re s ,  such as t h e  a b i l i t y  t o  monitor and change loca t ion  con- 
t e n t s ,  t o  s t o p  a t  a loca t ion  address,  o r  t o  s ingle-s tep the  program. The IMU 
The f l i g h t  hardware cons i s t s  of an LGC 
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is simulated with special-purpose electronics. 
storage, as the trajectory dynamics, the aerodynamics, and the rotational 
transformations, are simulated in an XDS 9300 digital computer. 
frequency actuator dynamics, the BCS loops, and some discrete logic are simu- 
lated on the analog computer. 
trim initialization are simulated, but the cross-channel comparator and the 
hydrologic subsystems of the F-8C are not modelled. Also, provision is not made 
for a parking, landing, or takeoff capability. A minimal cockpit uses the 
Apollo three-axis rotational hand controller in place of stick/pedal controls. 
Cockpit instrumentation includes artificial horizon, altitude, airspeed, rate- 
of-climb, % thrust, g, angle of attack, and a mockup Mode And Power Panel for 
real-time man-in-the-loop simulations. Strip-chart recordings and initializa- 
tion printout are the only hard-copy output. 
real time to allow man-in-the-loop testing, on-line debugging, and flexibility 
in verification procedures. The LGC can function alone or with the Simulator 
providing an environment; in the former mode it is available independently of 
the availablity of the hybrid facility. 
possible, but this is an advantage in that a realistic randomness is introduced 
into the testing. 
Elements needing precision of 
The high- 
The algorithms for BCS control and BCS downmode- 
The Hybrid Simulator runs in 
Reproducibility is not in general 
CSDL System Test LaboratorpThe System Test Laboratory (STL) is an 
A real IMU’interfaces with the LGC, CRS, 
Channel inbit discretes can be 
A trace capability is available via the Apollo CORONER and off- 
Apollo hardware integration facility. 
and DSKY. 
set or cleared manually and independently. The aircraft and BCS systems are 
not simulated. 
line processing; this is the only hard-copy output from this facility. 
Uplink and downlink are operational. 
NASA/FRC Stage 1 Simulator-The Stage 1 Simulator was a preliminary de- 
sign tool used to develop the flight control system specification equations. 
Simple analog models and sample-and-hold networks were utilized. 
based on continuous and sample-data control system design, using root locus 
and w-plane techniques, provided backup for the simulation effort. 
Linear analysis 
NASA/FRC Stage 2 Simulator-The Stage 2 Simulator was a hardware inte- 
gration and preliminary design evaluation facility. 
hardware components was first performed here. 
Console (PAC, equivalent to the CRS), DSKY, IMU Gimbal Angle Simulator (GAS), 
and CDU package were involved. 
were modelled on a small analog computer. 
Operating System software participated. 
Breadboard lashup of major 
The LGC, the Program Analyzer 
Aircraft and aero-surface servo actuator dynamics 
A rudimentary version of the DFCS and 
NASA/FRC Stage 3 Simulator-2The Stage 3 (or Iron Bird) Simulator is an F-8C 
airframe that includes all key hardware in the configuration of the flight 
article, including the pallet mounting of the LGC computer, IMU, and CDUs. The 
BCS electronics, power supplies, and hydraulics are flight-article type systems. 
The manufactured core-rope or PAC software can be used as the LGC memory. Simu- 
lated trajectory dynamics and aerodynamics permit closed-loop simulations using 
the GAS. 
earth differentation, are provided on a TV screen mounted on the aircraft nose. 
Access to LGC and flight control system variables is by means of downlink with 
post-run editing or by DSKY display. 
Simple external visuals, sideslip angle and horizon line with sky/ 
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Software Ver i f i ca t ion  Test ing 
:It is d i f f i c u l t  t o  separa te  software development and software ve r i f i ca -  
To consider t i o n  s ince  both go hand i n  hand throughout t h e  development phase. 
software v e r i f i c a t i o n  i t  is  necessary t o  consider software development. Generally 
speaking, t he re  are two ca tegor ies  of software design changes t h a t  cont r ibu te  t o  
program cons t ruc t  ion. 
(1) Developmental changes - these  are crea t ion  of a new program o r  a new 
rout ine ,  o r  extensive changes wi th in  an e x i s t i n g  program o r  rout ine.  
(2) Incremental changes - these  are modifications t o  e x i s t i n g  code t h a t  
cause small a l t e r a t i o n s  and repercussions.  
Clearly,  a Developmental change has  a major impact on t h e  ex i s t ing  program and 
requi res  an extensive t e s t i n g  approach t o  assure  t h a t  t h e  new code works properly 
and does not  i n t e r f e r e  with o ther  e x i s t i n g  coding. 
Incremental change has  a minor impact on t h e  e x i s t i n g  code and requi res  a loca l -  
ized t e s t i n g  approach. This i s  s o r t  of by de f in i t i on .  However, it is  not  
always clear i n t o  which of t h e  two ca tegor ies  a given software change should be 
placed. C las s i f i ca t ion  is  a d i f f i c u l t  problem and requi res  experience and 
thorough knowledge of t h e  programs. For example, a one word change could re- 
qu i r e  extensive t e s t i n g  i f  t h a t  word were, say,  a sample period a f f e c t i n g  event 
timing. On the  o ther  hand, t h e  replacement of one Boolean r e l a t ionsh ip  by 
another,  involving perhaps 30 words, could be l o c a l  i n  e f f e c t  and requi re  only 
l o c a l  t e s t ing .  Thus, t h e  f u l l  a r sena l  of t e s t i n g  is brought t o  bear on Develop- 
mental software,  while a subset  is  used f o r  Incremental software. 
It is equal ly  clear t h a t  an 
1 I n  order  t o  rest out  developmental changes, 
t h e  s ix  o f f i c i a l  levels of t e s t i n g  are normally performed. These are Unit test- 
ing  (Levels 1 and Z),  Modular t e s t i n g  (Level 3) ,  In t e r f ace  t e s t i n g  (Level 41,  
Formal. t e s t i n g  (Level 5) ,  andMission Performance t e s t i n g  (Level 6 ) .  The major- 
i t y  of t h e  F-8 DFBWprogramming e f f o r t  f a l l s  i n t o  the  developmental category, as 
exemplified by t h e  f l i g h t  con t ro l  coding, input/output processing, ground test 
programs, and s p e c i a l  rou t ines .  Design changes t h a t  occur late i n  t h e  develop- 
ment cyc le  are o f t en  accorded t h e  Developmental treatment. 
Program design is  a l s o  i n  t h i s  category, although t h e r e  have been exceptions.  
Erasable Memory 
Incremental Software T e s t i n r I n c r e m e n t a l  changes r equ i r e  adequate t e s t i n g  
t o  a s su re  that a l l  pa ths  i n  t h e  program a f fec t ed  by t h e  change are exercised. 
This may n e c e s s i t a t e  designing new tests f o r  s p e c i f i c  code changes. Incremental 
t e s t i n g  involves some combination of Unit t e s t i n g ,  Modular t e s t i n g ,  and In t e r f ace  
t e s t ing .  Since a l l  incremental  changes become p a r t  of the  program rope, they 
are automatical ly  subjected t o  Level 5 and Level 6 t e s t ing .  
There have been a number of incremental  changes i n  F-8 DFBW, I n i t i a l l y ,  
much of t h e  software (about 60%) came from t h e  Apollo Lunar Module Program. 
Many areas of t h e  code required minor incremental  changes t o  m e e t  F-8C requiremeni 
Late i n  t h e  development cycle ,  e spec ia l ly  as t h e  release-for-manufacture d a t e  
approached, changes even t o  f l i g h t  con t ro l  code can o f t en  be t r e a t e d  as incre-  
mental, e spec ia l ly  i f  s i g n i f i c a n t  Level 4 i n t e r f a c e  t e s t i n g  has  a l ready been 
completed. 
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Some Erasable Memory Programs have been c l a s s i f i e d  as Incremental. I n  
one case, two l i n e s  of code were added t o  an e x i s t i n g  ENP t o  create t h e  one- 
pulse  rudder pedal deadband. 
These have received minimal Level 4 / 5  t e s t ing .  
s i g n i f i c a n t  design changes deeply imbedded i n  i n t e r f a c e  o r  systems code: 
b o l i c  shaping of s t i c k  inputs ,  o r  r e s t a r t - t r i gge r ing  of BCS downmoding. 
have received s i g n i f i c a n t  Level 4 / 5  t e s t i n g ,  being developmental in  nature .  
The o ther  case w a s  a p r e f l i g h t  checkout program. 
Conversely, o the r  EMPs involved 
para- 
These 
I I 
i '  
-There are a number of s p e c i a l  tesds deserving of mention 
t h a t  e s t a b l i s h  confidence in  t h e  f l i g h t  software mainly by 
f a u l t  r a t h e r  than by exhaust ively 
i n  general  t r u e  when t h e  number of ways t o  
t o  f i n d  a 
The f a c t  t h a t  i n t e r a c t i o n  between t h e  
vice rout ines  
is restart t e s t i n g  where a l a r g e  number of a r t i f i c i a l l y  generated asynchronous 
t ime-triggered and locat ion-tr iggered i n t e r r u p t s  exercise the  restart pro tec t ion  
mechanism. S t r e s s  t e s t i n g  involves t e s t i n g  opera t iona l  sequences under abndrmal 
conditions.  P o t e n t i a l  anomaly testing at tempts  t o  dup l i ca t e  t h e  event sequences 
which l ed  t o  quest ionable  behavior on another hybrid f a c i l i t y .  
occasional ly  encounters unexpected behavior t h a t  is usua l ly  a hardware 
but can be a software problem. I f  a problem is  found, d i g i t a l  t e s t i n g  lives 
conclusive evidence. 
f idence is res tored .  
f a l l s  i n t o  t h i s  category 
Hybrid t e s t i n g  
roblem, 
Al te rna t ive ly ,  i f  no problem is  found, a rpeasure of con- 
i 
An ' eyebal l ing '  e f f o r t  w a s  performed on t h e  F-8 DBFW aseembly j u s t  p r i o r  
t o  release. Experienced Apollo programmers were assigned sect,dons of t h e  code 
/ t o  eyebal l  f o r  e r r o r s ,  based on t h e i r  accumulated experience. 
were uncovered, although off-nominal opera t iona l  procedures would have been 
needed t o  encounter d i f f i c u l t i e s .  
t o  t he  e f f o r t  as a worthwhile task .  The absence of any ser ious  e r r o r s ,  and t h e  
minimal number of e r r o r s  encountered, added t o  the  confidence level being b u i l t  
by t h e  v e r i f i c a t i o n  process.  
Several  e r r o r s  
The f a c t  t h a t  e r r o r s  were found gave weight 
I 
Input and Output Discrete Fa i lu re  Ef fec t s  
A formal f a i l u r e  e f f e c t s  i nves t iga t ion  w a s  conducted la te  i n  t h e  develop- 
ment cyc le  by CSDL and by o the r  systems cont rac tors .  
s tudied f o r  fa i l -on and f a i l -o f f  e f f e c t s .  Engineering ana lys i s  w a s  t he  primary 
inves t iga t ive  too l ,  but  simulated f a i l u r e s  were u t i l i z e d  whenever pilot-in-loop 
problems were expected. To t h i s  end, a special vers ion  of t h e  mainline program 
w a s  c rea ted  f o r  t h e  I ron  Bird and w a s  given t h e  c a p a b i l i t y  t o  f a i l  any se l ec t ed  
input/output d i s c r e t e  i n  t h e  o f f - s t a t e  o r  on-state. 
during Iron Bird p i lo t ed  s imulat ions by a test engineer a t  t h e  DSKY. The capa- 
b i l i t y  enabled p i l o t  t r a i n i n g  i n  recogni t ion and recovery procedures. 
A l l  i n t e r f a c e s  w e r e  
Fa i lu re s  w e r e  introduced 
An important conclusion of t h e  f a i l u r e  ana lys i s  is  t h a t  such s t u d i e s  
should be i n i t i a t e d  e a r l y  i n  t h e  preliminary design phase so t h a t  f a i l u r e  e f f e c t s  
can be recognized and avoided by c a r e f u l  design of hardware, software,  and 
in t e r f aces .  Early recogni t ion l eads  t o  design changes t h a t  o f t en  can be incor- 
porated a t  no add i t iona l  cos t ,  whereas late recogni t ion can be q u i t e  expensive. 
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Erasable Memory Programs 
"The concept of an Erasable Memory Program only has  app l i ca t ion  i n  refer- 
ence t o  a f ixed  memory computer when t h e  c a p a b i l i t y  t o  manufacture a new f ixed  
memory i s  no longer  ava i lab le .  Certainly,  as long as t h e  capab i l i t y  does exist, 
t h e  redesign of a po r t ion  of t h e  program o r  t h e  inc lus ion  of a new por t ion  poses 
no p a r t i c u l a r  problem even i n  a r e l a t i v e l y  mature program. In F-8 DFBW f o r  ex- 
ample, t he  r e s u l t  of e a r l y  I ron Bird s imulat ions uncovered a hardware i n t e r f a c e  
problem i n  t h a t  t h e  anti-dropout f i l t e r  i n  t h e  CDU e r r o r  counters  i n t e r f e r e d  
with restart recovery. 
s t ra ightforward redesign of the restart recovery rou t ine  w a s  undertaken, in- 
cluding redevelopment and v e r i f i c a t i o n .  On t h e  o the r  hand, when the  a b i l i t y  
t o  re-nufacture t h e  rope memory is  gone, i t  is necessary t o  r e s o r t  t o  an arti- 
f i c e ,  l i k e  e ra sab le  memory programming, i f  any change is  t o  be incorporated i n t o  
t h e  program flow. I f ,  however, one i s  dea l ing  with a programmable memory com- 
puter ,  then post-release software changes are t r e a t e d  t h e  same as pre-release 
software changes. The purpose of t h i s  s ec t ion  on EMPs then is t o  i l l u s t r a t e  by 
example t h a t  s u f f i c i e n t  cause f o r  software changes can and w i l l  arise a f t e r  
program release, and t o  descr ibe  t h e  F-8 DFBW experience. 
Since the  software w a s  s t i l l  under development, a 
Some of t h e  late Stage 3 I ron Bird d iscover ies  w e r e  not  compatible with 
software development schedules, bound as they were by t h e  an t i c ipa t ed  shutdown 
of t h e  core-rope manufacturing f a c i l i t i e s .  
major hardware changes were required instead.  For example, p i lo t ed  s imulat ions 
i n  e a r l y  1972 ind ica ted  pilot-response problems with c e r t a i n  computer f a i l u r e s .  
The work-around concept w a s  s t ra ightforward and a software change could have 
been made, except t h a t  t he  DFCS w a s  no longer software; core-rope manufacture 
w a s  under way. Fortunately,  an Erasable Memory Program (EMP-001, Restart 
Downmoding t o  BCS) could do t h e  job, so remanufacture was  not  necessary. How- 
ever, t h e  design and e spec ia l ly  the  v e r i f i c a t i o n  t a sks  w e r e  much tougher f o r  
the  EMP than they would have been f o r  t he  fixed-memory equivalent ,  a character-  
i s t i c  of most e r a sab le  memory programming. Nevertheless,  t he  f l e x i b i l i t y  pro- 
vided by last-minute software changes represents  a major s e l l i n g  poin t  f o r  
d i g i t a l  f l i g h t  cont ro l .  
Erasable memory programming and 
Design changes t o  minimize t h e  e f f e c t s  of s t ick /pedal  input  quant iza t ion  
were not  formalized u n t i l  a f t e r  t h e  f i r s t  f l i g h t .  
made earlier, p r i o r  t o  core-rope manufacture, bu t  these  proved t o  be inadequate. 
Again, an Erasable Memory Program (EMP-004, Parabol ic  S t i ck  Shaping) provided 
an acceptable  approach, but t h e  fixed-memory equivalent  would have been easier 
t o  design, develop, and ve r i fy .  Also, t h e  DFCS computational burden would have 
been lower with t h e  equivalent  f ixed  memory code, and opera t iona l  aspec ts  would 
have been simpler. 
Hardware changes had been 
Problems do not  always show up during t h e  systems ana lys i s  and preliminary 
design phases, no matter how d e t a i l e d  the  a c t i v i t y ,  but  ins tead  crop up during 
the  hardware in t eg ra t ion  phase, o r  even worse, conceal t h e i r  i d e n t i t y  u n t i l  t h e  
f l i g h t  test phase. F-8C,during high-q f l i g h t  f o r  example, encountered a s ingle-  
pulse  n u l l  s h i f t  i n  t h e  output from t h e  pedal LVDT, which suppl ies  t h e  rudder 
p i l o t  commands t o  the  DFCS. The phenomenon apparent ly  has  something t o  do with 
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airframe distortion at high-q flight conditions. 
Simulator nor preliminary analysis models could indicate such a phenomenon. 
this case, the hardware problem of rudder bias shift was eliminated by software, 
by inserting a one-pulse deadband (E"-007, Single-pulse Pedal Deadband). There 
is a real motivation for a flight test phase, however brief, between the proto- 
type and production software. 
Neither the Stage 3 Iron Bird 
In 
CONCLUDING REMARKS 
The F-8 DFBWis anexperimental digital fly-by-wire testbed flight control 
system, implemented with Apollo off-the-shelf hardware. Existing off-the-shelf 
software and software control techniques were dictated by hardware as well as 
manufacturing schedule limitations. Software design was bottom-up. Time- 
efficient code was important because of LGC speed. (Some of the techniques 
discussed would not be applicable for a modern, faster, all core computer.) 
Despite the LGC fixed memory, post-manufacturing design changes to the Specifica- 
tion were possible through Erasable Memory Programs. Proof of the benefits that 
accrue from good software control and from careful and thorough verification 
testing is evidenced by the F-8 DFBW flighttest program results: In a year and 
a half, 42 flights, totaling 58 hours of flight time, were made successfully 
without any DFCS inflight software failures or performance surprises. 
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TABLE 1 
APOLLO HARDWARE USED IN F-8 DFBW 
LGC - LM Guidance Computer (approximately 2k of erasable and 36k of 
programmable fixed core-rope memory; programmable hardware- 
interrupt and software-executive systems; hardware restart 
logic, etc.). - 
DSKY - (LM) Display and Keyboard (three 5-digit-plus-sign display 
windows; miscellaneous warning lights; keyboard including 0 
through 9, +, -, PRO (proceed), ENTR, CLR (clear), VERB, NOUN, 
etc; the DSKY is the computer/astronaut or computer/ground 
crew interface). 
I M U -  Inertial Measurement Unit (a three-gimballed gyroscopically- 
stabilized platform for the PIPA accelerometers; gimbal angle 
resolver and PIPA signals ultimately interface with the LGC; 
several platform alignment techniques are under LGC software 
control). 
CDU - Coupling Data Unit (for analog-to-digital conversion of IMU 
gimbal angle indications; for digital-to-analog conversion 
of LGC computer outputs; for control of IMU moding; includes 
failure detection; used to derive body axis angular rates). 
PIPA - Pulsed Integrating Pendulous Accelerometer (three mutually- 
perpendicular contact-acceleration-sensing and incremental- 
velocity-indicating devices located on the IMU stable member, 
with a direct LGC interface; used to derive body axis normal 
and lateral acceleration). 
PSA - Power and Servo Assembly (power supplies, amplifiers, etc., 
for inertial subsystem). 
PTA - Pulse Torque Assembly (input/output processing for inertial 
subsystem). 
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TABLE 2 
HARDWARE UNIQUE TO F-8 DFBW 
MAPP - Mode and Power Panel (computer and IMU power control, auto- 
pilot gain and mode select/indicators, warning indicators, 
etc. 
IFB - Interface Box (junction box containing an Apollo DAC stick/ 
pedal comparators, special amplifiers, etc.). 
BCS - Backup Control System (triply-redundant stick/pedal to aero- 
surface open-loop control, with trim, hydrologic comparator; 
cross-channel comparator; etc.). 
DLC/IFR - Downlink Converter/Inflight Recorder (100 word-pair list 
every 2 seconds on a 20ms interrupt; recording on FM tape 
for post-flight processing/review). 
GSE - Ground Support Equipment (the Apollo Program Analyzer Console 
(PAC) for simulating LGC hard-wire rope memory; the Uplink 
Converter (ULC) for preflight erasable loading and for DSKY- 
type program control via tape; the Ground Test Cart containing 
downlink converter/ground recorder, miscellaneous switches 
and indicators; etc.). 
SPCC - Servo Pressure Control Console (PRI select/indicators for 
each axis; servo pressure switches and indicators for each 
BCS servo-valve and for PCS servo-valve pairs; each switch 
has three positions: OFF which disables that valve, AUTO 
which enables that valve, and MAN which overrides any auto- 
matic moding and locks that valve into the active state). 
ccs - Coolant Control System (coolant for IMU, computer, etc.). 
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TABLE 3 
F-8 DFBW FImD-MEMORY ALLOCATION 
F-8 DFBW Flight Control System (total) 
Body Rate/Acceleration Feedback 
Generalized Feedback Filters 
Pilot Stick/Pedal Processing 
Control Loop Equations 
Channel Monitor Routine 
Gain/Mode Change Routine 
Initialization/Restarts/Miscelfaneous 
Ground Test Programs/Extended Verbs 
Self Test/Check 
Fresh Start/Restart/V37/etc. 
Display Interfaces/Pinball/etc. 
Interpreter/Executive/Waitlist/Downlink/Uplink/etc. 
IMU Alignment, Compensation, and Tests/T4RUPT 
TOTAL F-8 DFBW FIXED-MEMORY USED 
TOTAL LGC FIXED-MEMORY (36 FBANKS AT 1024) 
5586 
320 
1930 
168 
1178 
523 
985 
482 
768 
1436. 
853 
3578 
3830 
3263 
19314 
36864 
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TABLE 4 
F-8 DFBW ERASABLE-MEMORY ALLOCATION 
Preflight Erasable Load (total) 389 
F-8 DFBW Flight Control System 169 
IMU Compensation/Alignment 33 
Erasable Downlink List 100 
Erasable Memory Programming (EMP-001,4,7) 87 
F-8 DFBW Flight Control System Working Registers 321 
Extended Verbs/Ground Test Prog/Miscellaneous 50 
Self Test/Check 26 3 
IMU Alignment/Perf Test/Ops Test 17 
Uplink/Downlink 
Display Interfaces/Pinball/etc. 
Executive/Waitlist/Service/Centrals/etc. 
TOTAL F-8 DFBW ERASABLE-MEMORY USED 
TOTAL LGC ERASABLE-MEMORY (8 EBANKS AT 256) 
32 
56 
468 
1596 
2048 
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Fig. 1. F-8C DFBW Aircraft and Hardware 
192 
a z 0 m a T 7 5 4 5 u. 3 
E C 
co I 
F
 
N
 
bo 
d
 
Fr 
193 
m
 
194 
f
 
I
 
k I 
h
 
r
l 
195 
t
 
196 
b W I- 
0
 
a
 
a
 
5
 
v1 
197 
SIMULATOR INPUT 
I 
h 
-l 
FLIGHT 
PROGRAM 
ASS EM BLY 
J .... .. 
* . . . . . . . .... ...... ... . . . . . . . . . .  . ... ..  
I 
SIMULATOR 
ROUTINES 
I I’ 
t 
It 
ROUGH 
OUTPUT 
FIXED MEMORY 
FABRICATION 
I I 
I I
SIMULATOR OUTPUT 
Fig. 7. Simulator System Schematic 
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